


CE08U05P0N1

1-channel ultra low capacitance ESD diode


Wafer Information

Item	Description
Wafer Size	6 inch (150mm)
Wafer Thickness	>400um
Die Size (with scribe lane)	206um x 206um
Bond Pad Opening	72um x 72um
Scribe Lane Width	50um
Gross Die Per Wafer	357,000
Top Metal (for wire bond)	4μm Al
Backside Metal (for die bond)	NA

Die Appearance



Circuit Diagram



- Complies with IEC 61000-4-2 standards:
Contact discharge: ±20kV

Absolute Maximum Ratings (T_A=25°C unless otherwise specified)

Parameter	Symbol	Value	Unit
Peak Pulse Power (8/20μs)	P _{pk}	56	W
Peak Pulse Current (8/20μs)	I _{PP}	4	A
Operating Temperature Range	T _J	-55 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

Electrical Characteristics (T_A=25°C unless otherwise specified)

Parameter	Symbol	Min	Typ	Max	Unit	Test Condition
Reverse Working Voltage	VRWM			5	V	
Breakdown Voltage	VBR	6			V	I _T = 1mA
Reverse Leakage Current	I _R			100	nA	VRWM = 5V
Forward voltage	V _F			1.2	V	I _F =15mA
Clamping Voltage	V _C			10	V	I _{PP} = 1A (8 x 20μs pulse)
Clamping Voltage	V _C			14	V	I _{PP} = 4A (8 x 20μs pulse)
Junction Capacitance	C _J		0.45	0.60	pF	VR = 0V, f = 1MHz

Note: Electrical parameters are only for die, performance may alter after assembly.