


### CE13L05P0G4

### 4-Channel Ultra Low Capacitance ESD Diode Array


#### Wafer Information

Item	Description
Wafer Size	6 inch (150mm)
Wafer Thickness	150um ± 10um
Die Size (with scribe lane)	334um x 334um
Bond Pad Opening	71um x 71um
Scribe Lane Width	40um
Gross Die Per Wafer	143,000
Top Metal (for wire bond)	4µm AlSiCu
Backside Metal (for die bond)	Ag

#### Die Appearance



#### Circuit Diagram



- Complies with IEC 61000-4-2 standards:  
Contact discharge: ±20kV

#### Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Value	Unit
Peak Pulse Power (8/20µs)	Ppk	56	W
Peak Pulse Current (8/20µs)	IPP	4	A
Operating Temperature Range	$T_J$	-55 to +125	°C
Storage Temperature Range	Tstg	-55 to +150	°C

#### Electrical Characteristics ( $T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min	Typ	Max	Unit	Test Condition
Reverse Working Voltage	VRWM			5	V	
Breakdown Voltage	VBR	6.0			V	IT = 1mA
Reverse Leakage Current	IR			100	nA	VRWM = 5V
Forward voltage	VF			1.2	V	IF=15mA
Clamping Voltage	VC			10	V	IPP = 1A (8 x 20µs pulse)
Clamping Voltage	VC			14	V	IPP = 4A (8 x 20µs pulse)
Junction Capacitance	$C_J$		0.45	0.60	pF	VR = 0V, f = 1MHz, I/O to GND
Junction Capacitance	$C_J$		0.22	0.30	pF	VR = 0V, f = 1MHz, IO to IO

Note: Electrical parameters are only for die, performance may alter after assembly.