

CE13S05P0N2


Preliminary

Ultra Low Capacitance ESD Protection Device

Wafer Information

Item	Description
Wafer Size	6 inch (150mm)
Wafer Thickness	690 ± 25 μm
Die Size (with scribe line)	320μm x 159μm
Bond Pad Opening	75μm x 75μm
Scribe Lane Width	40μm
Gross Die Per Wafer	290,000
Top Metal (for wire bond)	2.5μm AlSiCu
Backside Metal (for die bond)	N/A

Die Appearance



Circuit Diagram



- Complies with IEC 61000-4-2 standards:
Contact discharge: ±12kV

Absolute Maximum Ratings (T_A=25°C unless otherwise specified)

Parameter	Symbol	Value	Unit
Peak Pulse Power (8/20μs)	P _{pk}	20	W
Peak Pulse Current (8/20μs)	I _{PP}	4	A
Operating Temperature Range	T _J	-55 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

Electrical Characteristics (T_A=25°C unless otherwise specified)

Parameter	Symbol	Min	Typ	Max	Unit	Test Condition
Reverse Working Voltage	VRWM			5.0	V	
Breakdown Voltage	VBR	6	8.5		V	IT = 100uA
Reverse Leakage Current	IR			100	nA	VRWM = 5V
Clamping Voltage	VC		2		V	IPP = 1A (8/20μs pulse, T=25°C)
Clamping Voltage	VC		3		V	IPP = 4A (8/20μs pulse, T=25°C)
Junction Capacitance	C _J		0.25		pF	VR = 0V, f = 1MHz
ESD Dynamic Turn on Resistance	R _{dyn}		0.25		Ω	IEC 61000-4-2 0~+8kV, Contact mode, T=25°C

Note: Electrical parameters are only for die, performance may alter after assemb